Regviz

Espressif Systems /ESP32-C3 /RMT /INT_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_CLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C3/RMT/INT_CLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CH1_TX_END)CH1_TX_END 0 (CH3_RX_END)CH3_RX_END 0 (CH1_TX_ERR)CH1_TX_ERR 0 (CH3_RX_ERR)CH3_RX_ERR 0 (CH0_TX_THR_EVENT)CH0_TX_THR_EVENT 0 (CH3_RX_THR_EVENT)CH3_RX_THR_EVENT 0 (CH0_TX_LOOP)CH0_TX_LOOP

Description

RMT_INT_CLR_REG.

Fields

CH0_TX_END

reg_ch0_tx_end_int_clr.
CH1_TX_END

reg_ch1_tx_end_int_clr.
CH2_RX_END

reg_ch2_rx_end_int_clr.
CH3_RX_END

reg_ch2_rx_end_int_clr.
CH0_TX_ERR

reg_ch0_err_int_clr.
CH1_TX_ERR

reg_ch1_err_int_clr.
CH2_RX_ERR

reg_ch2_err_int_clr.
CH3_RX_ERR

reg_ch2_err_int_clr.
CH1_TX_THR_EVENT

reg_ch1_tx_thr_event_int_clr.
CH0_TX_THR_EVENT

reg_ch0_tx_thr_event_int_clr.
CH2_RX_THR_EVENT

reg_ch2_rx_thr_event_int_clr.
CH3_RX_THR_EVENT

reg_ch2_rx_thr_event_int_clr.
CH1_TX_LOOP

reg_ch1_tx_loop_int_clr.
CH0_TX_LOOP

reg_ch0_tx_loop_int_clr.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd